



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/675,166

09/30/2003

John K. Walton

EMC2-122PUS

5917

45456 7590 06/16/2008

RICHARD M. SHARKANSKY

PO BOX 557

MASHPEE, MA 02649

EXAMINER

SORRELL, ERON J

ART UNIT

PAPER NUMBER

2182

MAIL DATE

DELIVERY MODE

06/16/2008

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

***Response to Arguments***

1. Applicant's arguments filed 5/29/08 have been fully considered but they are not persuasive. The applicant argues, "That is, it is respectfully submitted that in Pierson the queue is NOT IN THE MICROPROCESSOR OF THE REMOTE ONE OF **THE DIRECTORS** (emphasis in original). Thus, in Pierson, information is not returned to the source through such originating one of the directors after being processed by the microprocessor of such remote one of the directors." This argument is non-persuasive, because the premise of the argument, "that in Pierson the queue is NOT IN THE MICROPROCESSOR OF THE REMOTE ONE OF **THE DIRECTORS** (emphasis in original), is not supported by the applicant's own claim language, therefore the applicant is arguing limitation that are not in the claims. The claims recite that **the output queue is located within the input/output interface section, not in the microprocessor** as strenuously argued by the applicant (emphasis added) (see lines 10-12 of claim 5 and lines 11-13 of claim 9). The cited prior art to Calvignac teaches the microprocessor stores incoming and outgoing data (see lines 50-65 of column 8, note the Examiner is construing the combination of elements 90 and 92 to be the claimed microprocessor; the memory 92 stores incoming data to be processed by the processor and outgoing data processed by the processor that is ready for

Art Unit: 2182

transmission). Pierson is cited as teachings an I/O interface comprising an output queue for storing data to be output from the I/O interface section (see Pierson, paragraph 45).

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to ERON J. SORRELL whose telephone number is (571)272-4160. The examiner can normally be reached on Monday-Friday 8:00AM - 4:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tariq Hafiz can be reached on 571-272-6729. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Eron J Sorrell/  
Examiner, Art Unit 2182  
June 12, 2008